| commit | c454c648373258968ce045ce5a623fff93a5e140 | [log] [tgz] |
|---|---|---|
| author | manarabdelaty <manarabdelatty@aucegypt.edu> | Mon Dec 21 15:08:53 2020 +0200 |
| committer | manarabdelaty <manarabdelatty@aucegypt.edu> | Mon Dec 21 15:08:53 2020 +0200 |
| tree | 417f3741991e16bc8777004df35853d6a111d60c | |
| parent | f0e831a39d8df51535b03d88516de13ff1eeb5f6 [diff] |
Added and2 testbench
The repo contains the FPGA layout integration with the Caravel chip. Thee layout is an 8x8 FPGA fabric generated using OpenFPGA and hardened using OpenLANE.
The 8x8 fpga interface to the managent area can be found at fpga_top.v . The fabric is conncted to the managemtent area logic analyzer and wishbone bus.