| commit | 1dbf00bc299efc24b1b473d986263f60ef3c23ff | [log] [tgz] |
|---|---|---|
| author | Jeff DiCorpo <jeffdi@efabless.com> | Sat Jan 30 16:14:30 2021 -0800 |
| committer | Jeff DiCorpo <jeffdi@efabless.com> | Sat Jan 30 16:14:30 2021 -0800 |
| tree | f4dc4bae5262b559e96b336a514bc0e876d44154 | |
| parent | b5c8c4d954f9cf8a375881acd88f0c67ea6e46b2 [diff] |
final gds & drc results
The repo contains the EL2 SoC integratin with the Caravel chip. For the SoC related development, refer to EL2 SoC
The SoC utilizes the caravel IO ports and logic analyzer probes. Refer to user_project_wrapper.v
| Caravel-IO | EL2 SoC | Mode |
|---|---|---|
| io[13:0] | GPIO | Bi-directional |
| io[17:14] | flash | Bi-directional |
| io[18] | flash clk | Output |
| io[19] | flash enable | Output |
| io[20] | UART0 RX | Input |
| io[21] | UART0 TX | Output |
| io[22] | UART1 RX | Input |
| io[23] | UART1 TX | Output |
| io[24] | SPI0 I | Input |
| io[25] | SPI0 O | Output |
| io[26] | SPI0 SSn | Output |
| io[27] | SPI0 CLK | Output |
| io[28] | SPI1 I | Input |
| io[29] | SPI1 O | Output |
| io[30] | SPI1 SSn | Output |
| io[31] | SPI1 CLK | Output |
| io[32] | I2C0 IO | Bi-directional |
| io[33] | I2C0 IO | Bi-directional |
| io[34] | I2C1 IO | Bi-directional |
| io[35] | I2C1 IO | Bi-directional |
| io[36] | pwm0 | Output |
| io[37] | pwm1 | Output |
