final gds & drc results
11 files changed
tree: f3fa45cb7e0e92c9f59df579e27685e3391f7091
  1. .travisCI/
  2. def/
  3. doc/
  4. documents/
  5. gds/
  6. lef/
  7. macros/
  8. mag/
  9. maglef/
  10. netlists/
  11. ngspice/
  12. openlane/
  13. qflow/
  14. scripts/
  15. signoff/
  16. spi/
  17. test_integrate/
  18. utils/
  19. verilog/
  20. .travis.yml
  21. info.yaml
  23. Makefile

Analog and RF Testchip on Skywaters 130nm Technology.

In this tapeout, we are planning to achieve the following:

  • 5 Transistor OTA with trimming resistors to adjust bias. [Completed with Layout, without the trimming resistor]
  • LDO [Schematic is complete, no layout currently]
  • VCO at 2.45GHz for BT, Wifi applications [Tentative plan and in progress]

OTA Design

  • Simulated specs
BW10Mega Hz12.6Mgea Hz10Mega Hz10Mega Hz10 Mega Hz
GBW64Mega80 Mega64 Mega65 Mega62Mega
power82.5 uw98.6 uw67 uw96 uw70 uw
phase margin92 degre94 degree93degree93 degree94 degree

LDO Design

  • Input voltage is 1.8V
  • Will add the specs later.

Schedule and timeline:

Monday December 7th, 2020

  • Complete the layout of trimming resistor for biasing of the 5 Transistor OTA

Thursday December 10th, 2020

  • Complete the LDO layout.

Thursday December 17th, 2020

  • Add a second stage for the OTA and have double stage OTA to achieve higher gain.