Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-021 / 3e968450d5f49805454fa8f29e99f4c668a5830c / . / verilog / rtl / fwpayload / fwprotocol-defs
tree: 4cfb6d30273501e89229091a75e1c955a0917273 [path history] [tgz]
  1. etc/
  2. mkfiles/
  3. scripts/
  4. src/
  5. LICENSE
  6. README.md
  7. sve.F
verilog/rtl/fwpayload/fwprotocol-defs/README.md

Featherweight Protocol Definitions

The fwprotocol_defs project provides Verilog macros for declaring and connecting interfaces of various standard protocols.

A standard collection of macros is provided for each supported protocol:

  • PROTOCOL_TARGET_PORT -- Declares the I/O signals for a target port
  • PROTOCOL_INITIATOR_PORT -- Declares the I/O signals for an initiator port
  • PROTOCOL_MONITOR_PORT -- Declares the I/O signals for
  • PROTOCOL_WIRES -- Declares wires for the protocol
  • PROTOCOL_CONNECT -- Expands to the port-map statement used to connect wires to I/Os

Currently, the following protocols are supported:

  • AXI4
  • SDRAM