Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-019 / 12a9a1dec1ddb922693bab112800362c566d5c60
commit12a9a1dec1ddb922693bab112800362c566d5c60[log] [tgz]
authorMohamed Shalan <mshalan@aucegypt.edu>Tue Sep 01 18:03:17 2020 +0200
committerGitHub <noreply@github.com>Tue Sep 01 18:03:17 2020 +0200
tree06622e3d7f40649777e1995a8a5e4e3a63eb66c9
parent49fc48958dfa2ab07dde68fb9a4c8316f1292414 [diff]
Update README.md
1 file changed
tree: 06622e3d7f40649777e1995a8a5e4e3a63eb66c9
  1. doc/
  2. verilog/
  3. README.md
README.md

CIIC Harness (Phase 1)

A template SoC for Google SKY130 free shuttles. It is still WIP. The current SoC architecture is given below.

Managment SoC

The managment SoC runs firmware taht can be used to:

  • Configure Mega Project I/O pads
  • Observe and control Mega Project signals (through on-chip logic analyzer probes)
  • Control the Mega Project power supply

The memory map of the management SoC is given below

Mega Project Area

This is the user space. It has limitted silicon area (???) as well as a fixed number of I/O pads (???). The repoo contains a sample mega project that contains a binary 32-bit up counter.

The firmware running on the Management Area SoC, configures the I/O pads used by the counter and uses the logic probes to observe/control the counter. Three firmware examples are provided:

  1. Configure the Mega Project I/O pads as o/p. Observe the counter value in the testbench: IO_Ports Test.
  2. Configure the Mega Project I/O pads as o/p. Use the Chip LA to load the counter and observe the o/p till it reaches 500: LA_Test1.
  3. Configure the Mega Project I/O pads as o/p. Use the Chip LA to control the clock source and reset signals and observe the counter value for five clock cylcles: LA_Test2.