Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-018 / e2a2e7986b7786075fdb057827232d6ba01767d6 / verilog / rtl / simple_por.v
  1. 27200e9 Add more missing USE_POWER_PINS by Ahmed Ghazy · 4 years, 4 months ago
  2. 1070832 Added ngspice netlist and testbenches for the power-on-reset circuit. by Tim Edwards · 4 years, 4 months ago
  3. 581068f Corrected the mess caused by introducing default_nettype none into the design by Tim Edwards · 4 years, 4 months ago
  4. 69663c7 Eliminate the two inverters at the top level by Ahmed Ghazy · 4 years, 4 months ago
  5. 08cd6eb add default nettype none by Matt Venn · 4 years, 4 months ago
  6. 21a9aac Testbench simulations are now all working correctly with the pre-release by Tim Edwards · 4 years, 6 months ago
  7. f51dd08 Added a simple power-on-reset circuit with schmitt trigger output, and by Tim Edwards · 4 years, 6 months ago