Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-001
/
slot-017
/
696ca1eb596ea03f6d4912cfe1bf05bbb2305e91
/
verilog
/
rtl
/
clock_div.v
6c766a8
[LICENSE] Copyright -> SPDX-FileCopyrightText:
by agorararmard
· 4 years, 1 month ago
afa96ea
[LICENSE] Add SPDX Identifier
by agorararmard
· 4 years, 1 month ago
e5780bf
[LICENSE] used addlicense to add licenses to all source files
by agorararmard
· 4 years, 1 month ago
08dd483
Added global default value for the clock divisor
by manarabdelaty
· 4 years, 2 months ago
581068f
Corrected the mess caused by introducing default_nettype none into the design
by Tim Edwards
· 4 years, 2 months ago
08cd6eb
add default nettype none
by Matt Venn
· 4 years, 2 months ago
3245e2f
Revised the clocking scheme in several ways: (1) Removed the output
by Tim Edwards
· 4 years, 3 months ago