Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-017 / 975b34430c1d6c47ab714707f552da9794b91718
commit975b34430c1d6c47ab714707f552da9794b91718[log] [tgz]
authorGanesh Gore <goreganesh007@gmail.com>Sun Dec 20 19:23:09 2020 -0700
committerGanesh Gore <goreganesh007@gmail.com>Sun Dec 20 19:23:09 2020 -0700
tree654ac32293fc8d158118593c7b37ced0456165f7
parent77579f5e523e285af314d72e5ad3eeefd1b4285e [diff]
[Localrun03] Added chip art + drc clean
13 files changed
tree: 654ac32293fc8d158118593c7b37ced0456165f7
  1. checks/
  2. def/
  3. doc/
  4. gds/
  5. lef/
  6. macros/
  7. mag/
  8. maglef/
  9. ngspice/
  10. OpenFPGA_task/
  11. openlane/
  12. qflow/
  13. scripts/
  14. spi/
  15. utils/
  16. verilog/
  17. info.yaml
  18. LICENSE
  19. Makefile
  20. mpw-one-b.md
  21. README.md
  22. source_commit_hash.txt
README.md

Caravel-SOFA-HD

Highlights

  • Opensource 12x12 FPGA designed using OpenFPGA prototyping tool
  • Designed with Skywater130nm PDK with HD standard cell library
  • Base K4 architecture from VPR with 40 vertical and horizontal channels
  • No adders (carry-chain) or flipflop reset pins
  • Designed using commercial PnR tool

Contribution

NOTE

  • This repository is created for The eFabless Open MPW shuttle program submission
  • The repository is auto-updated. For any commits issues and feature requests, please check Skywater-OpenFPGA

Caravel design and CIIC Harness

For caravel related updated refer efabless/caravel