Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-017 / 73dcfe6d1986c965d0f93bc3225d2bbab8687553 / . / verilog / OpenFPGA_Verilog / lb
tree: 015afda0f46bba6279aaa2fe5213525b2d3c83e1 [path history] [tgz]
  1. grid_clb.v
  2. logical_tile_clb_mode_clb_.v
  3. logical_tile_clb_mode_default__fle.v
  4. logical_tile_clb_mode_default__fle_mode_physical__fabric.v
  5. logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v
  6. logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v
  7. logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v
  8. logical_tile_io_mode_io_.v
  9. logical_tile_io_mode_physical__iopad.v