Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-016 / 27200e957abe57219655ca559a260bd43b6e2990
commit27200e957abe57219655ca559a260bd43b6e2990[log] [tgz]
authorAhmed Ghazy <ax3ghazy@aucegypt.edu>Wed Nov 25 22:07:02 2020 +0200
committerAhmed Ghazy <ax3ghazy@aucegypt.edu>Wed Nov 25 22:07:02 2020 +0200
tree2faf4fd70a5b0b9f90fab48fa81d454aa666fffd
parent365f5d7971bf26680fc4cf64d52e4de44bd3eb19 [diff]
Add more missing USE_POWER_PINS

- in user_id_programming and simple_por
3 files changed
tree: 2faf4fd70a5b0b9f90fab48fa81d454aa666fffd
  1. .travisCI/
  2. def/
  3. doc/
  4. gds/
  5. lef/
  6. macros/
  7. mag/
  8. ngspice/
  9. openlane/
  10. qflow/
  11. scripts/
  12. spi/
  13. verilog/
  14. .travis.yml
  15. info.yaml
  16. LICENSE
  17. Makefile
  18. README.md
README.md

CIIC Harness

A template SoC for Google SKY130 free shuttles. It is still WIP. The current SoC architecture is given below.

Getting Started:

Start by cloning the repo and uncompressing the files.

git clone https://github.com/efabless/caravel.git
cd caravel
make uncompress

Then, you can learn more about the caravel chip by watching these video:

Managment SoC

The managment SoC runs firmware that can be used to:

  • Configure Mega Project I/O pads
  • Observe and control Mega Project signals (through on-chip logic analyzer probes)
  • Control the Mega Project power supply

The memory map of the management SoC can be found here

Mega Project Area

This is the user space. It has limited silicon area (TBD, about 3.1mm x 3.8mm) as well as a fixed number of I/O pads (37) and power pads (10). See the Caravel premliminary datasheet for details. The repository contains a sample mega project that contains a binary 32-bit up counter.

The firmware running on the Management Area SoC, configures the I/O pads used by the counter and uses the logic probes to observe/control the counter. Three firmware examples are provided:

  1. Configure the Mega Project I/O pads as o/p. Observe the counter value in the testbench: IO_Ports Test.
  2. Configure the Mega Project I/O pads as o/p. Use the Chip LA to load the counter and observe the o/p till it reaches 500: LA_Test1.
  3. Configure the Mega Project I/O pads as o/p. Use the Chip LA to control the clock source and reset signals and observe the counter value for five clock cylcles: LA_Test2.