Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-001
/
slot-015
/
268de7250086afccd29be9c0c7f421866abfae0e
/
verilog
/
rtl
/
clock_div.v
08dd483
Added global default value for the clock divisor
by manarabdelaty
· 4 years, 2 months ago
581068f
Corrected the mess caused by introducing default_nettype none into the design
by Tim Edwards
· 4 years, 2 months ago
08cd6eb
add default nettype none
by Matt Venn
· 4 years, 2 months ago
3245e2f
Revised the clocking scheme in several ways: (1) Removed the output
by Tim Edwards
· 4 years, 4 months ago