Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-015 / 8e343f613768f29957bf2f04fdf5465604c5da36
commit8e343f613768f29957bf2f04fdf5465604c5da36[log] [tgz]
authoragorararmard <aagouhar@efabless.com>Thu Nov 05 22:45:32 2020 +0200
committeragorararmard <aagouhar@efabless.com>Thu Nov 05 22:45:32 2020 +0200
tree5a0664d7f73286a65fec2c69d43aa60e708ebe13
parent1b0190a7434109505889ca1c8f1b207e06cd8dc0 [diff]
call instructions consistent with script names
2 files changed
tree: 5a0664d7f73286a65fec2c69d43aa60e708ebe13
  1. def/
  2. doc/
  3. gds/
  4. lef/
  5. macros/
  6. mag/
  7. openlane/
  8. scripts/
  9. verilog/
  10. LICENSE
  11. README.md
README.md

CIIC Harness

A template SoC for Google SKY130 free shuttles. It is still WIP. The current SoC architecture is given below.

Managment SoC

The managment SoC runs firmware that can be used to:

  • Configure Mega Project I/O pads
  • Observe and control Mega Project signals (through on-chip logic analyzer probes)
  • Control the Mega Project power supply

The memory map of the management SoC is given below
(NOTE: This needs updating; see the README file for an updated list.)

Mega Project Area

This is the user space. It has limited silicon area (TBD, about 2.8mm x 2.8mm) as well as a fixed number of I/O pads (37) and power pads (10). See the Caravel premliminary datasheet for details. The repository contains a sample mega project that contains a binary 32-bit up counter.

The firmware running on the Management Area SoC, configures the I/O pads used by the counter and uses the logic probes to observe/control the counter. Three firmware examples are provided:

  1. Configure the Mega Project I/O pads as o/p. Observe the counter value in the testbench: IO_Ports Test.
  2. Configure the Mega Project I/O pads as o/p. Use the Chip LA to load the counter and observe the o/p till it reaches 500: LA_Test1.
  3. Configure the Mega Project I/O pads as o/p. Use the Chip LA to control the clock source and reset signals and observe the counter value for five clock cylcles: LA_Test2.