Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-014 / dd377371d11e2f2f2a6f8583be1881be2795e5e5
commitdd377371d11e2f2f2a6f8583be1881be2795e5e5[log] [tgz]
authorJecel Assumpcao Jr <jecel@merlintec.com>Thu Nov 26 21:07:40 2020 -0300
committerJecel Assumpcao Jr <jecel@merlintec.com>Thu Nov 26 21:07:40 2020 -0300
tree0c5fed663c58e1a88a12c90fcbc88ae7eae0c53f
parent0f49eb21af59662e6d367f336ea8cd3362b63c27 [diff]
merged Caravel into MorphleLogic repository
3 files changed
tree: 0c5fed663c58e1a88a12c90fcbc88ae7eae0c53f
  1. def/
  2. doc/
  3. gds/
  4. lef/
  5. macros/
  6. mag/
  7. openlane/
  8. scripts/
  9. spi/
  10. verilog/
  11. _config.yml
  12. info.yaml
  13. LICENSE
  14. LICENSE-2.0
  15. Makefile
  16. README.md
  17. README_CARAVEL.md
  18. README_MORPHLE_LOGIC.md
README.md

Morphle Logic Project

This is a combination of the Morphle Logic asynchronous runtime reconfigurable array with the Caravel project to design a chip for the Skywater 130 nm technology.

Details of each project are in their respective README files: