Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-014 / 514dfd83c9d8143c6fb3a0cddff9b9abee15d09e
commit514dfd83c9d8143c6fb3a0cddff9b9abee15d09e[log] [tgz]
authorTim Edwards <tim@opencircuitdesign.com>Sat Oct 10 21:36:49 2020 -0400
committerTim Edwards <tim@opencircuitdesign.com>Sat Oct 10 21:36:49 2020 -0400
treea4246798bd52b47a03bcaeaa0836fcb6d81d9f8a
parent66322fde7057afb93f91b7d1f0720d72c431761e [diff]
Finalized the voltage clamp arrangement and the total number of pads.
2 files changed
tree: a4246798bd52b47a03bcaeaa0836fcb6d81d9f8a
  1. doc/
  2. verilog/
  3. README.md
README.md

CIIC Harness (Phase 1)

A template SoC for Google SKY130 free shuttles. It is still WIP. The current SoC architecture is given below.

Managment SoC

The managment SoC runs firmware taht can be used to:

  • Configure Mega Project I/O pads
  • Observe and control Mega Project signals (through on-chip logic analyzer probes)
  • Control the Mega Project power supply

The memory map of the management SoC is given below

Mega Project Area

This is the user space. It has limitted silicon area (???) as well as a fixed number of I/O pads (???). The repoo contains a sample mega project that contains a binary 32-bit up counter.

The firmware running on the Management Area SoC, configures the I/O pads used by the counter and uses the logic probes to observe/control the counter. Three firmware examples are provided:

  1. Configure the Mega Project I/O pads as o/p. Observe the counter value in the testbench: IO_Ports Test.
  2. Configure the Mega Project I/O pads as o/p. Use the Chip LA to load the counter and observe the o/p till it reaches 500: LA_Test1.
  3. Configure the Mega Project I/O pads as o/p. Use the Chip LA to control the clock source and reset signals and observe the counter value for five clock cylcles: LA_Test2.