Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-009 / 98a7adc9bfb657fb9be8cb5b1df6a057eb0a8991
commit98a7adc9bfb657fb9be8cb5b1df6a057eb0a8991[log] [tgz]
authorManar <manarabdelatty@aucegypt.edu>Mon Oct 19 23:21:36 2020 +0200
committerManar <manarabdelatty@aucegypt.edu>Mon Oct 19 23:21:36 2020 +0200
treed539b2bc30aaafcf0991a06793cec30c02713ce5
parentb6dd152556ce2581f06758efc45c9b387bc4c4ab [diff]
Removed cross bar switch port from mgmt core
3 files changed
tree: d539b2bc30aaafcf0991a06793cec30c02713ce5
  1. doc/
  2. mag/
  3. verilog/
  4. LICENSE
  5. README.md
README.md

CIIC Harness

A template SoC for Google SKY130 free shuttles. It is still WIP. The current SoC architecture is given below.

Managment SoC

The managment SoC runs firmware taht can be used to:

  • Configure Mega Project I/O pads
  • Observe and control Mega Project signals (through on-chip logic analyzer probes)
  • Control the Mega Project power supply

The memory map of the management SoC is given below
(NOTE: This needs updating; see the README file for an updated list.)

Mega Project Area

This is the user space. It has limited silicon area (TBD, about 2.8mm x 2.8mm) as well as a fixed number of I/O pads (37) and power pads (10). See the Caravel premliminary datasheet for details. The repository contains a sample mega project that contains a binary 32-bit up counter.

The firmware running on the Management Area SoC, configures the I/O pads used by the counter and uses the logic probes to observe/control the counter. Three firmware examples are provided:

  1. Configure the Mega Project I/O pads as o/p. Observe the counter value in the testbench: IO_Ports Test.
  2. Configure the Mega Project I/O pads as o/p. Use the Chip LA to load the counter and observe the o/p till it reaches 500: LA_Test1.
  3. Configure the Mega Project I/O pads as o/p. Use the Chip LA to control the clock source and reset signals and observe the counter value for five clock cylcles: LA_Test2.