Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-009 / 4518c6205769f591ea2743b4b175a40e3a684d79
commit4518c6205769f591ea2743b4b175a40e3a684d79[log] [tgz]
authorTim Edwards <tim@opencircuitdesign.com>Thu Nov 19 17:44:25 2020 -0500
committerTim Edwards <tim@opencircuitdesign.com>Thu Nov 19 17:44:25 2020 -0500
tree1b1028e1ff553f590149466420a1e75b89316690
parent43e5c6011b86d63fc9dc580dd73d8a66098c6de1 [diff]
Corrected the logic in mgmt_protect;  also corrected a problem in the la_test2
Makefile that came from pulling commits from the release branch into this one.
3 files changed
tree: 1b1028e1ff553f590149466420a1e75b89316690
  1. def/
  2. doc/
  3. gds/
  4. lef/
  5. macros/
  6. mag/
  7. openlane/
  8. scripts/
  9. spi/
  10. verilog/
  11. info.yaml
  12. LICENSE
  13. Makefile
  14. README.md
README.md

CIIC Harness

A template SoC for Google SKY130 free shuttles. It is still WIP. The current SoC architecture is given below.

Managment SoC

The managment SoC runs firmware that can be used to:

  • Configure Mega Project I/O pads
  • Observe and control Mega Project signals (through on-chip logic analyzer probes)
  • Control the Mega Project power supply

The memory map of the management SoC can be found here

Mega Project Area

This is the user space. It has limited silicon area (TBD, about 3.1mm x 3.8mm) as well as a fixed number of I/O pads (37) and power pads (10). See the Caravel premliminary datasheet for details. The repository contains a sample mega project that contains a binary 32-bit up counter.

The firmware running on the Management Area SoC, configures the I/O pads used by the counter and uses the logic probes to observe/control the counter. Three firmware examples are provided:

  1. Configure the Mega Project I/O pads as o/p. Observe the counter value in the testbench: IO_Ports Test.
  2. Configure the Mega Project I/O pads as o/p. Use the Chip LA to load the counter and observe the o/p till it reaches 500: LA_Test1.
  3. Configure the Mega Project I/O pads as o/p. Use the Chip LA to control the clock source and reset signals and observe the counter value for five clock cylcles: LA_Test2.