Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-007 / fc7ff6812893a5fbef651bdc6778a4bec9fc6ba3 / verilog / rtl / clock_div.v
  1. 08dd483 Added global default value for the clock divisor by manarabdelaty · 4 years, 4 months ago
  2. 581068f Corrected the mess caused by introducing default_nettype none into the design by Tim Edwards · 4 years, 4 months ago
  3. 08cd6eb add default nettype none by Matt Venn · 4 years, 4 months ago
  4. 3245e2f Revised the clocking scheme in several ways: (1) Removed the output by Tim Edwards · 4 years, 6 months ago