Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-007 / dc1b3011dd490ae8cf9114acb0135f22f74f0f38 / verilog / rtl / simpleuart.v
  1. 336e082 add missing signals by Matt Venn · 4 years, 5 months ago
  2. 08cd6eb add default nettype none by Matt Venn · 4 years, 5 months ago
  3. ca2f318 Various corrections to simplify the user project I/O wiring by Tim Edwards · 4 years, 6 months ago
  4. fd13eb5 initial commit by shalan · 4 years, 7 months ago
  5. cd64af5 Started adding RTL for the Caravel project by Tim Edwards · 4 years, 8 months ago