Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-001 / 30f0640b72f51304cac7a4cd9e27ee07708d07cb / . / verilog / rtl
tree: 75c8e70f9f8a1e5d47e1f25a527a0293f5d0bd3c [path history] [tgz]
  1. caravel.v
  2. caravel_clocking.v
  3. Caravel_RAM_24KB.v
  4. Caravel_RAM_24KB_wb.v
  5. chip_io.v
  6. clock_div.v
  7. convert_gpio_sigs.v
  8. counter_timer_high.v
  9. counter_timer_low.v
  10. defines.v
  11. DFFRAM.v
  12. DFFRAM_4KB.v
  13. DFFRAMBB.v
  14. digital_pll.v
  15. digital_pll_controller.v
  16. gpio_control_block.v
  17. gpio_wb.v
  18. housekeeping_spi.v
  19. la_wb.v
  20. manifest
  21. mem_wb.v
  22. mgmt_core.v
  23. mgmt_protect.v
  24. mgmt_protect_hv.v
  25. mgmt_soc.v
  26. mprj2_logic_high.v
  27. mprj_ctrl.v
  28. mprj_io.v
  29. mprj_logic_high.v
  30. pads.v
  31. picorv32.v
  32. RAM_2x2KB.v
  33. RAM_5Kx32.v
  34. RAM_6Kx32.v
  35. README
  36. ring_osc2x13.v
  37. simple_por.v
  38. simple_spi_master.v
  39. simpleuart.v
  40. sky130_fd_sc_hvl__lsbufhv2lv_1_wrapped.v
  41. spimemio.v
  42. sram_1rw1r_32_256_8_sky130.v
  43. storage.v
  44. storage_bridge_wb.v
  45. sysctrl.v
  46. user_id_programming.v
  47. user_project_wrapper.v
  48. wb_intercon.v