Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-008
/
slot-024
/
521f2c34e04749c24fe2ecda25744ce640378828
commit
521f2c34e04749c24fe2ecda25744ce640378828
[
log
]
[
tgz
]
author
manarabdelaty <manarabdelatty@aucegypt.edu>
Mon Sep 20 12:18:14 2021 +0200
committer
manarabdelaty <manarabdelatty@aucegypt.edu>
Mon Sep 20 12:18:14 2021 +0200
tree
19817244374c41b126be49f48e7121763ce33bf1
parent
d1fd7e8104d429b9765b7546aaa24f9d5cf1801d
[
diff
]
Update include netlists
.gitignore
[
diff
]
verilog/rtl/uprj_analog_netlists.v
[
diff
]
2 files changed
tree: 19817244374c41b126be49f48e7121763ce33bf1
.github/
docs/
gds/
mag/
netgen/
openlane/
verilog/
xschem/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel Analog User
:exclamation: Important Note
Please fill in your project documentation in this README.md file
:warning:
Use this sample project for analog user projects.
Refer to
README
for this sample project documentation.