| commit | 7b3ff7837e16b16fd180889f6fca4dda05036a20 | [log] [tgz] |
|---|---|---|
| author | Po-Chun Huang <hpcalex@terpmail.umd.edu> | Fri Dec 16 08:03:42 2022 -0500 |
| committer | Po-Chun Huang <hpcalex@terpmail.umd.edu> | Fri Dec 16 08:03:42 2022 -0500 |
| tree | 81632ac498b2d317d7311036caabd3b187406850 | |
| parent | 771697a7f9abbe97d249ea0680596556d6e2ca0e [diff] |
update user_define.v
| :exclamation: Important Note |
|---|
This project contains array of various sizes of 1T1R devices and a 1T1R 256x256 ReRAM module for device performance characterization, e.g. I-V, transient, R-ratio, and variations, and ReRAM simulation model verification. The goal is to design a low power ReRAM controller optimized for write/read latency, endurance, and power consumption based on the actual measurement results of sky130 ReRAM devices.
| :warning: | Use this sample project for analog user projects. |
|---|
Refer to README for this sample project documentation.