Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-008
/
slot-010
/
5cbb0786a590d8db334cd943bdfc50ccbd6d7a7e
/
.
/
verilog
/
dv
/
scan_controller_la
tree: f0a5477139774e35e06787a4438b65468873fa58 [
path history
]
[
tgz
]
Makefile
README.md
scan_controller.c
scan_controller.hex
scan_controller_la.gtkw
scan_controller_tb.v
test_scan_controller.py
verilog/dv/scan_controller_la/README.md
logic analyser test
run
./configure.py --update-caravel --limit 1
before starting test