update verilog to match gds..
diff --git a/verilog/gl/user_project_wrapper.v b/verilog/gl/user_project_wrapper.v
new file mode 100644
index 0000000..abcc572
--- /dev/null
+++ b/verilog/gl/user_project_wrapper.v
Binary files differ