| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY | |
| /home/mbaykenar/Desktop/workspace/mpw7_yonga_soc/openlane/clk_rst_gen,clk_rst_gen,22_09_07_15_09,flow completed,0h1m26s0ms,0h0m58s0ms,-5.0,0.0375,-1,3.13,517.83,-1,0,0,0,0,0,0,0,0,0,-1,-1,3310,603,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,3448018.0,0.0,1.93,3.04,0.0,0.0,-1,35,256,34,255,0,0,0,7,0,5,0,0,0,0,0,1,3,6,2,94,441,0,535,30644.2304,3.14e-06,1.1e-06,2.38e-07,3.91e-06,1.41e-06,3.05e-09,4.49e-06,1.66e-06,3.33e-09,0.6899999999999977,201.0,4.975124378109452,200,DELAY 0,5,20,1,59.739999999999995,32.06,0.20,0.3,sky130_fd_sc_hd,4,3 |