Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-007 / slot-016 / 62f018592a9afeb4ce85f95451149fde929ff124 / verilog / dv
  1. c0f458a Update DV Makefile by manarabdelaty · 4 years ago
  2. eac56e8 Rename CARAVEL_MASTER -> CARAVEL_ROOT by manarabdelaty · 4 years ago
  3. 8dbabc1 Update DV Makefiles by manarabdelaty · 4 years ago
  4. 8e8bf63 Update la_test2 Makefile by manarabdelaty · 4 years ago
  5. 496112a Add CARAVEL_PATH for the testbenches by manarabdelaty · 4 years ago
  6. f989c64 Corrected the user_project_wrapper verilog to have the correct by Tim Edwards · 4 years ago
  7. a7929f3 Added mprj_stimulus test by manarabdelaty · 4 years ago
  8. d184bf6 Update wb_port dv makefile by manarabdelaty · 4 years ago
  9. a63e2e6 Makefile and RTL updates to run GL sim by manarabdelaty · 4 years ago
  10. 10b3a10 Update README.md by Manar · 4 years ago
  11. 69bd326 Updated DV tests by manarabdelaty · 4 years ago
  12. d4ec2f0 Example of a full run of user_project_wrapper by Ahmed Ghazy · 4 years ago