mpw_precheck/logs/precheck.log

2022-12-05 08:12:08 - [INFO] - {{Project Git Info}} Repository: https://github.com/rolfmobile99/tiny_user_project.git | Branch: main | Commit: fb7065c6e415899fe222d0e3a4ba228107207e75
2022-12-05 08:12:08 - [INFO] - {{EXTRACTING FILES}} Extracting compressed files in: 16x4_bit_dual_port_register_file
2022-12-05 08:12:08 - [INFO] - {{Project Type Info}} digital
2022-12-05 08:12:08 - [INFO] - {{Project GDS Info}} user_project_wrapper: c2bda35c6132940d17dda32c2f0eac30a4471cf4
2022-12-05 08:12:08 - [INFO] - {{Tools Info}} KLayout: v0.27.12 | Magic: v8.3.340
2022-12-05 08:12:08 - [INFO] - {{PDKs Info}} GF180MCUC: a897aa30369d3bcec87d9d50ce9b01f320f854ef | Open PDKs: 120b0bd69c745825a0b8b76f364043a1cd08bb6a
2022-12-05 08:12:08 - [INFO] - {{START}} Precheck Started, the full log 'precheck.log' will be located in '16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/logs'
2022-12-05 08:12:08 - [INFO] - {{PRECHECK SEQUENCE}} Precheck will run the following checks: [License, GPIO-Defines, XOR, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density]
2022-12-05 08:12:08 - [INFO] - {{STEP UPDATE}} Executing Check 1 of 7: License
2022-12-05 08:12:09 - [INFO] - An approved LICENSE (Apache-2.0) was found in 16x4_bit_dual_port_register_file.
2022-12-05 08:12:09 - [INFO] - {{MAIN LICENSE CHECK PASSED}} An approved LICENSE was found in project root.
2022-12-05 08:12:10 - [INFO] - An approved LICENSE (Apache-2.0) was found in 16x4_bit_dual_port_register_file.
2022-12-05 08:12:10 - [INFO] - {{SUBMODULES LICENSE CHECK PASSED}} No prohibited LICENSE file(s) was found in project submodules
2022-12-05 08:12:10 - [WARNING] - {{SPDX COMPLIANCE CHECK FAILED}} Found 26 non-compliant file(s) with the SPDX Standard.
2022-12-05 08:12:10 - [INFO] - SPDX COMPLIANCE: NON-COMPLIANT FILE(S) PREVIEW: ['16x4_bit_dual_port_register_file/configure.py', '16x4_bit_dual_port_register_file/openlane/tiny_user_project/config.json', '16x4_bit_dual_port_register_file/sdc/tiny_user_project.sdc', '16x4_bit_dual_port_register_file/sdc/user_module.sdc', '16x4_bit_dual_port_register_file/sdc/user_project_wrapper.sdc', '16x4_bit_dual_port_register_file/sdf/tiny_user_project.sdf', '16x4_bit_dual_port_register_file/sdf/user_module.sdf', '16x4_bit_dual_port_register_file/sdf/user_project_wrapper.sdf', '16x4_bit_dual_port_register_file/sdf/multicorner/nom/user_project_wrapper.ff.sdf', '16x4_bit_dual_port_register_file/sdf/multicorner/nom/user_project_wrapper.ss.sdf', '16x4_bit_dual_port_register_file/sdf/multicorner/nom/user_project_wrapper.tt.sdf', '16x4_bit_dual_port_register_file/spef/tiny_user_project.spef', '16x4_bit_dual_port_register_file/spef/user_module.spef', '16x4_bit_dual_port_register_file/spef/user_project_wrapper.spef', '16x4_bit_dual_port_register_file/spef/multicorner/user_project_wrapper.nom.spef']
2022-12-05 08:12:10 - [INFO] - For the full SPDX compliance report check: 16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/logs/spdx_compliance_report.log
2022-12-05 08:12:10 - [INFO] - {{STEP UPDATE}} Executing Check 2 of 7: GPIO-Defines
2022-12-05 08:12:10 - [INFO] - GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', '16x4_bit_dual_port_register_file/verilog/rtl/user_defines.v', '/opt/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
2022-12-05 08:12:11 - [INFO] - GPIO-DEFINES report path: 16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/outputs/reports/gpio_defines.report
2022-12-05 08:12:11 - [INFO] - {{GPIO-DEFINES CHECK PASSED}} The user verilog/rtl/user_defines.v is valid.
2022-12-05 08:12:11 - [INFO] - {{STEP UPDATE}} Executing Check 3 of 7: XOR
2022-12-05 08:12:17 - [INFO] - {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view 16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/outputs/user_project_wrapper.xor.gds
2022-12-05 08:12:17 - [INFO] - {{XOR CHECK PASSED}} The GDS file has no XOR violations.
2022-12-05 08:12:17 - [INFO] - {{STEP UPDATE}} Executing Check 4 of 7: Klayout FEOL
2022-12-05 08:12:17 - [INFO] - in CUSTOM klayout_gds_drc_check
2022-12-05 08:12:17 - [INFO] - run: klayout -b -r /opt/checks/tech-files/gf180mcuC_mr.drc -rd input=16x4_bit_dual_port_register_file/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/outputs/reports/klayout_feol_check.xml -rd feol=true -rd metal_top=9K -rd mim_option=B -rd metal_level=5LM -rd conn_drc=true >& 16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/logs/klayout_feol_check.log
2022-12-05 08:19:50 - [INFO] - No DRC Violations found
2022-12-05 08:19:50 - [INFO] - {{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2022-12-05 08:19:50 - [INFO] - {{STEP UPDATE}} Executing Check 5 of 7: Klayout BEOL
2022-12-05 08:19:50 - [INFO] - in CUSTOM klayout_gds_drc_check
2022-12-05 08:19:50 - [INFO] - run: klayout -b -r /opt/checks/tech-files/gf180mcuC_mr.drc -rd input=16x4_bit_dual_port_register_file/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/outputs/reports/klayout_beol_check.xml -rd beol=true -rd metal_top=9K -rd mim_option=B -rd metal_level=5LM -rd conn_drc=true >& 16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/logs/klayout_beol_check.log
2022-12-05 08:23:45 - [INFO] - No DRC Violations found
2022-12-05 08:23:45 - [INFO] - {{Klayout BEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2022-12-05 08:23:45 - [INFO] - {{STEP UPDATE}} Executing Check 6 of 7: Klayout Offgrid
2022-12-05 08:23:45 - [INFO] - in CUSTOM klayout_gds_drc_check
2022-12-05 08:23:45 - [INFO] - run: klayout -b -r /opt/checks/tech-files/gf180mcuC_mr.drc -rd input=16x4_bit_dual_port_register_file/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/outputs/reports/klayout_offgrid_check.xml -rd offgrid=true -rd metal_top=9K -rd mim_option=B -rd metal_level=5LM -rd conn_drc=true >& 16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/logs/klayout_offgrid_check.log
2022-12-05 08:26:49 - [INFO] - No DRC Violations found
2022-12-05 08:26:49 - [INFO] - {{Klayout Offgrid CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2022-12-05 08:26:49 - [INFO] - {{STEP UPDATE}} Executing Check 7 of 7: Klayout Metal Minimum Clear Area Density
2022-12-05 08:26:49 - [INFO] - in CUSTOM klayout_gds_drc_check
2022-12-05 08:26:49 - [INFO] - run: klayout -b -r /opt/checks/drc_checks/klayout/gf180mcu_density.lydrc -rd input=16x4_bit_dual_port_register_file/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/outputs/reports/klayout_met_min_ca_density_check.xml >& 16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/logs/klayout_met_min_ca_density_check.log
2022-12-05 08:26:51 - [INFO] - No DRC Violations found
2022-12-05 08:26:51 - [INFO] - {{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2022-12-05 08:26:51 - [INFO] - {{FINISH}} Executing Finished, the full log 'precheck.log' can be found in '16x4_bit_dual_port_register_file/jobs/mpw_precheck/97edc62a-0260-4ee9-a9f9-af87b57b5a89/logs'
2022-12-05 08:26:51 - [INFO] - {{SUCCESS}} All Checks Passed !!!