blob: 3fd0b560d9be0c6502de68db4de1ee1722b3b478 [file] [log] [blame]
manarabdelaty69bd3262021-04-07 15:58:03 +02001# SPDX-FileCopyrightText: 2020 Efabless Corporation
2#
3# Licensed under the Apache License, Version 2.0 (the "License");
4# you may not use this file except in compliance with the License.
5# You may obtain a copy of the License at
6#
7# http://www.apache.org/licenses/LICENSE-2.0
8#
9# Unless required by applicable law or agreed to in writing, software
10# distributed under the License is distributed on an "AS IS" BASIS,
11# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12# See the License for the specific language governing permissions and
13# limitations under the License.
14#
15# SPDX-License-Identifier: Apache-2.0
16
manarabdelatyf02cd322021-09-02 13:59:14 +020017
Marwan Abbas51a10962022-02-11 16:35:19 +020018
19PWDD := $(shell pwd)
20BLOCKS := $(shell basename $(PWDD))
manarabdelaty69bd3262021-04-07 15:58:03 +020021
Marwan Abbas51a10962022-02-11 16:35:19 +020022# ---- Include Partitioned Makefiles ----
manarabdelaty69bd3262021-04-07 15:58:03 +020023
Marwan Abbas96d63c52022-02-13 19:13:03 +020024CONFIG = caravel_user_project
25
manarabdelaty69bd3262021-04-07 15:58:03 +020026
Marwan Abbas51a10962022-02-11 16:35:19 +020027include $(MCW_ROOT)/verilog/dv/make/env.makefile
28include $(MCW_ROOT)/verilog/dv/make/var.makefile
29include $(MCW_ROOT)/verilog/dv/make/cpu.makefile
30include $(MCW_ROOT)/verilog/dv/make/sim.makefile
manarabdelaty69bd3262021-04-07 15:58:03 +020031
manarabdelaty69bd3262021-04-07 15:58:03 +020032