blob: db39e028511072984feb9e1f5d450ebe78245239 [file] [log] [blame]
[submodule "verilog/rtl/vga-clock"]
path = verilog/rtl/vga-clock
url = https://github.com/mattvenn/vga-clock