Sign in
foss-eda-tools
/
third_party
/
shuttle
/
gf180mcu
/
mpw-000
/
slot-005
/
cc6a69d3b6a80327b4469b1b9d122c7cc2261fdb
/
.
/
verilog
/
rtl
/
dtype_synth.v
blob: 2f8587328e91ba72f765d1cdae0265d49380cd7c [
file
] [
log
] [
blame
]
// structural model of edge triggered D type
module
dtype
(
output reg Q
,
nQ
,
input wire D
,
Clk
,
nRst
);
always@
(
posedge
Clk
,
negedge nRst
)
begin
if
(~
nRst
)
begin
Q
<=
1
'b0;
nQ <= 1'
b1
;
end
else
begin
Q
<=
D
;
nQ
<=
~
D
;
end
end
endmodule