blob: 04b4e378592300bd517907118eccd43d46e12cf6 [file] [log] [blame]
[submodule "verilog/rtl/vga-clock"]
path = verilog/rtl/vga-clock
url = https://github.com/russellfriesenhahn/vga-clock