Sign in
foss-eda-tools
/
third_party
/
shuttle
/
gf180mcu
/
mpw-000
/
slot-002
/
566483bb306567737c184d6b75058e840d52cbbf
/
.
/
verilog
/
includes
/
includes.rtl.caravel_user_project
blob: 6e3110030c70ded91b4e30ba2cf974532c3f408c [
file
] [
log
] [
blame
]
# Caravel user project includes
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
user_project_wrapper
.
v
-
v $
(
USER_PROJECT_VERILOG
)/
rtl
/
wrapped_vga_clock
.
v
