blob: 9ad22646db797917fc51ccaeb4e9498d6709ddbf [file] [log] [blame]
Tim Edwards55f4d0e2020-07-05 15:41:02 -04001# Power nets
2set ::power_nets "VDD"
3set ::ground_nets "VSS"
4
5set ::macro_blockage_layer_list "li1 met1 met2 met3 met4 met5"
6
7pdngen::specify_grid stdcell {
8 name grid
9 rails {
10 met1 {width 0.48 pitch $::env(PLACE_SITE_WIDTH) offset 0}
11 }
12 straps {
13 met4 {width 1.6 pitch $::env(FP_PDN_VPITCH) offset $::env(FP_PDN_VOFFSET)}
14 met5 {width 1.6 pitch $::env(FP_PDN_HPITCH) offset $::env(FP_PDN_HOFFSET)}
15 }
16 connect {{met1 met4} {met4 met5}}
17}
18
19pdngen::specify_grid macro {
20 orient {R0 R180 MX MY R90 R270 MXR90 MYR90}
21 power_pins "VDDE"
22 ground_pins "VSSE"
23 blockages "li1 met1 met2 met3 met4 met5"
24 straps {
25 }
26 connect { }
27}
28
29set ::halo 0
30
31# Metal layer for rails on every row
32set ::rails_mlayer "met1" ;
33
34# POWER or GROUND #Std. cell rails starting with power or ground rails at the bottom of the core area
35set ::rails_start_with "POWER" ;
36
37# POWER or GROUND #Upper metal stripes starting with power or ground rails at the left/bottom of the core area
38set ::stripes_start_with "POWER" ;
39
40proc generate_viarules {} {
41}
42
43cd $::env(TMP_DIR)/floorplan
44