Sign in
foss-eda-tools
/
third_party
/
freepdk45
/
954b16e2fcd52994e9d3c8b5af35b5f91d261889
/
.
/
Low_Power
/
Back_End
/
virtuoso
/
LowPowerOpenCellLibrary
/
HEADER_OE_X4
/
functional
/
verilog.v
blob: 0d903e9e3e469a945d5aaf6cd49c2869e59faa7f [
file
] [
log
] [
blame
]
// Created by ihdl
module
HEADER_OE_X4
(
SLEEP
,
SLEEPOUT
);
input SLEEP
;
output SLEEPOUT
;
buf
(
SLEEPOUT
,
SLEEP
);
specify
(
SLEEP
=>
SLEEPOUT
)
=
(
0.1
,
0.1
);
endspecify
endmodule