Sign in
foss-eda-tools
/
third_party
/
freepdk45
/
356e90646f5ef26ea09b1ed8ce4796871403a0c7
/
.
/
Low_Power
/
Back_End
/
virtuoso
/
LowPowerOpenCellLibrary
/
LS_HL_X4
/
functional
/
verilog.v
blob: f10918e3bd49eed153c8a62e77cfe68865f89011 [
file
] [
log
] [
blame
]
// Created by ihdl
module
LS_HL_X4
(
A
,
Z
);
input A
;
output Z
;
buf
(
Z
,
A
);
specify
(
A
=>
Z
)
=
(
0.1
,
0.1
);
endspecify
endmodule