scs8hs/V0.0.0/verilog/scs8hs_xnor2_4.v

`celldefine
`suppress_faults
`enable_portfaults

`ifdef TETRAMAX
`define functional
`endif

`ifdef functional
 `timescale 1ns / 1ps
`ifndef dont_change_delay_mode // See CDT 66389 for detail on dont_change_delay_mode
 `delay_mode_distributed
`endif
`ifndef dont_change_delay_mode // See CDT 66389 for detail on dont_change_delay_mode
 `delay_mode_unit
`endif
`else
 `timescale 1ns / 1ps
`ifndef dont_change_delay_mode // See CDT 66389 for detail on dont_change_delay_mode
 `delay_mode_path
`endif
`endif 

module scs8hs_xnor2_4 ( Y ,  A , B , vpwr , vgnd );
input vpwr, vgnd;
output  Y ;
input  A , B ;

wire	Y , A , B ;

`ifdef functional
`else
reg csi_notifier;

	specify
		if ((B)) (A +=> Y ) = (0:0:0,0:0:0);  // delays are tris,tfall
		if ((!B)) (A -=> Y ) = (0:0:0,0:0:0);  // delays are tris,tfall
		if ((A)) (B +=> Y ) = (0:0:0,0:0:0);  // delays are tris,tfall
		if ((!A)) (B -=> Y ) = (0:0:0,0:0:0);  // delays are tris,tfall
	endspecify
`endif

  xnor  ( UDP_IN_Y , A , B ) ;
  U_VPWR_VGND (UDP_OUT_Y, UDP_IN_Y, vpwr, vgnd) ;
  buf  (Y, UDP_OUT_Y) ;
endmodule
`endcelldefine
`disable_portfaults
`nosuppress_faults