cells/o32a/definition.json

{
 "description": "3-input OR and 2-input OR into 2-input AND.",
 "equation": "X = ((A1 | A2 | A3) & (B1 | B2))",
 "file_prefix": "sky130_fd_sc_hs__o32a",
 "library": "sky130_fd_sc_hs",
 "name": "o32a",
 "parameters": [],
 "ports": [
  [
   "signal",
   "X",
   "output",
   ""
  ],
  [
   "signal",
   "A1",
   "input",
   ""
  ],
  [
   "signal",
   "A2",
   "input",
   ""
  ],
  [
   "signal",
   "A3",
   "input",
   ""
  ],
  [
   "signal",
   "B1",
   "input",
   ""
  ],
  [
   "signal",
   "B2",
   "input",
   ""
  ],
  [
   "power",
   "VPWR",
   "input",
   "supply1"
  ],
  [
   "power",
   "VGND",
   "input",
   "supply0"
  ]
 ],
 "type": "cell",
 "verilog_name": "sky130_fd_sc_hs__o32a"
}