cells/clkinvlp/sky130_fd_sc_hdll__clkinvlp.json

{
  "creator": "Yosys 0.9+2406 (git sha1 46ed0db2, clang 7.0.1-8 -fPIC -Os)",
  "modules": {
    "sky130_fd_sc_hdll__clkinvlp": {
      "attributes": {
        "top": 1,
        "src": "./cells/clkinvlp/sky130_fd_sc_hdll__clkinvlp.functional.v:33.1-49.10"
      },
      "ports": {
        "Y": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$not$./cells/clkinvlp/sky130_fd_sc_hdll__clkinvlp.functional.v:0$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "./cells/clkinvlp/sky130_fd_sc_hdll__clkinvlp.functional.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./cells/clkinvlp/sky130_fd_sc_hdll__clkinvlp.functional.v:40.12-40.13"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./cells/clkinvlp/sky130_fd_sc_hdll__clkinvlp.functional.v:39.12-39.13"
          }
        },
        "not0_out_Y": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./cells/clkinvlp/sky130_fd_sc_hdll__clkinvlp.functional.v:43.10-43.20"
          }
        }
      }
    }
  }
}