blob: aa2119c526b4cb978143a44844766c15bf177939 [file] [log] [blame] [view] [edit]
# FPGA1212_SOFA_CHD
- Open-source 12x12 FPGA with adapted QuickLogic' soft-adder CLB architecture ([documentation](https://skywater-openfpga.readthedocs.io/en/latest/datasheet/sofa_chd/), [github](https://github.com/lnis-uofu/SOFA))
- Designed with Skywater130nm PDK with HD standard cell library + Custom Transmission Gate Cells
- Base K4 architecture from VPR with 60 vertical and horizontal channels
- Fabricated with eFabless Open-MPW shuttle program ([mpw-one/slot-039](https://foss-eda-tools.googlesource.com/third_party/shuttle/mpw-one/slot-039))