Sign in
foss-eda-tools
/
gf180mcu-pdk
/
48c35a23409c133401ef635ee6c5a8b289982482
/
.
/
docs
/
analog
/
layout
/
inter_specs
/
inter_specs_2_1.rst
blob: e398c6584e576ee9efe59a25325a602f34eb2ace [
file
] [
log
] [
blame
]
2.1
General
conductor
Layer
Table
for
simulation
================================================
..
csv
-
table
::
:
file
:
tables_clear
/
3
_General_conductor
.
csv
