Sign in
foss-eda-tools
/
gf180mcu-pdk
/
323f5e84dec04608f4ae9df1be11b18c3fe250da
/
.
/
docs
/
physical_verification
/
design_manual
/
tables_clear
/
40_LVS_BJT_105.csv
blob: c46caa13338ba68a5e1c410d75a48db62ac1e7e2 [
file
] [
log
] [
blame
]
RULE NO
.,
DESCRIPTION
,
LAYOUT RULE
Layer
,
LVS_BJT
,
LVS_BJT
.
1
,
Minimum
LVS_BJT enclosure of NPN
or
PNP
Emitter
COMP layers
,
0
