Sign in
foss-eda-tools
/
gf180mcu-pdk
/
0347b616ac6d9a93c2111971900359fb620dd73b
/
.
/
docs
/
analog
/
layout
/
inter_specs
/
inter_specs_2_1.rst
blob: e398c6584e576ee9efe59a25325a602f34eb2ace [
file
] [
log
] [
blame
]
2.1
General
conductor
Layer
Table
for
simulation
================================================
..
csv
-
table
::
:
file
:
tables_clear
/
3
_General_conductor
.
csv
