Sign in
foss-eda-tools
/
efabless
/
openlane
/
refs/heads/old/develop_macro
/
.
/
designs
/
cic_decimator
/
config.tcl
blob: eeea6264ce8daac9730fd870d9140aee2c81c372 [
file
] [
log
] [
blame
] [
edit
]
set
::
env(DESIGN_NAME)
"cic_decimator"
set
::
env(VERILOG_FILES)
[
glob
./
designs
/
cic_decimator
/
src
/*.
v
]
set
::
env(CLOCK_PERIOD)
"10.000"
set
::
env(CLOCK_PORT)
"clk"
set
::
env(SYNTH_STRATEGY)
2