Sign in
foss-eda-tools
/
efabless
/
openlane
/
refs/heads/old/develop_macro
/
.
/
designs
/
PPU
/
base_config.tcl
blob: 002bdaca9d70cae25404c30426bcca324dfefbbe [
file
] [
log
] [
blame
] [
edit
]
set
::
env(DESIGN_NAME)
"PPU"
set
::
env(VERILOG_FILES)
"./designs/PPU/src/PPU.v"
set
::
env(CLOCK_PERIOD)
"10.0"
set
::
env(CLOCK_PORT)
"clk"
