Sign in
foss-eda-tools
/
efabless
/
openlane
/
refs/heads/old/develop_macro
/
.
/
designs
/
APU
/
base_config.tcl
blob: f21559e634985bc8000c394e56bdaa89acdf1209 [
file
] [
log
] [
blame
] [
edit
]
set
::
env(DESIGN_NAME)
"APU"
set
::
env(VERILOG_FILES)
"./designs/APU/src/APU.v"
set
::
env(CLOCK_PERIOD)
"10.000"
set
::
env(CLOCK_PORT)
"clk"
