designs/striVe_toplevel/src/verilog/efs8hd_conb_1.v

(* blackbox *)

module efs8hd_conb_1 (HI, LO);
	output HI;
	output LO;
endmodule