)]}' { "commit": "0852199dbc4636f5dc459b603d6625949eef2f8b", "tree": "05ff53076b2ff39cb1ed9e4ed2a3c295a735ff4a", "parents": [ "4592fc35ba09ab49db01eac18b8c925a947ea6d8" ], "author": { "name": "Piotro", "email": "piotro888@wp.pl", "time": "Fri Dec 30 15:14:32 2022 +0100" }, "committer": { "name": "Piotro", "email": "piotro888@wp.pl", "time": "Fri Dec 30 15:17:12 2022 +0100" }, "message": "Add ppcpu as normal dir\n", "tree_diff": [ { "type": "delete", "old_id": "5a7fe33e7b6452a216311cab26d4863814fd9e65", "old_mode": 33188, "old_path": ".gitmodules", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "delete", "old_id": "74852c5bd5d19da93a92226665813b39263b2405", "old_mode": 57344, "old_path": "verilog/rtl/ppcpu", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "967db5979c933f63ec0e6c008470919bd4157931", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/config.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "18ba7be363a70f2d5a4b5104d42de85016c14e90", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/alu.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a2d2703255ef8e2b45af962c56b9e1ed45aae09d", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/alu_mul_div.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9c8a8ece94be323d4a1865b4d3dd7f23d040f12a", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/core.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ac65d334fa63df8da6b61959feae53b623d93a0", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/decode.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1f6a8b400b043aa07de9e51009d58822ab1134f1", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/execute.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9e7dcfbaf6dd8e9453d2997612cc431a1e194be0", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/fetch.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e0a542306a68f68f0028ebbbff504679fd65804a", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/memwb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "721e0321ed69f8cd961e1608075c2477237b41dd", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/pc.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5e8fe50ba60e0b492eb655c6dfed6cf56858024d", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/ports" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "172d18e982743c04026577ba5a3658c7a632e799", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/core/rf.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e6e408f3d63a4c136c435dac718548fea194f2ba", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/dcache/dcache.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8df62f746fbc2ae2ebb1a29becd2d123a8a2d93c", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/dcache/dcache_ram.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ca6eca0d513a9669398d9cecc82f7cb56013df4e", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/embed/gpio.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dfb614c494c00001e4170d998c4e2388d095fefe", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/embed/int_ram.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a50080385ae5392dd3845e691bb15a0312aff592", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/embed/sspi.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e86024d53ef1031331ae1c5f70461123bd05ac5e", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/icache/icache.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "06bd54fd8a00894f1e1169505cff9580e6786b21", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/icache/icache_ram.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "75f908d12b16556e858fa7e254afe1e7eb032f7f", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/inner/dmmu.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e5a40a1a2922c49f7341ea87bada3a95e5bdd1b8", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/inner/immu.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "04d01e0360f247eb11c78ba6c7ea051fe11f98fc", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/inner/intercore_sregs.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3c3395e06eacc5217fc672315b14292778b2e918", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/inner/mem_dcache_arb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "db0def3129fd1cafa2e9820802de9fc390cb4da1", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/inner/wishbone_arbiter.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ecd3f4230298988fa55c7ce8672f03528089a996", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/interconnect_inner.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "107aa323df8b616c1ca43c036b15a0eec478e4ab", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/interconnect_outer.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f58bb6a1c1f5395f1e1d5bfdc3d87911f464c7f7", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/outer/clk_div.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "adecc41d6e7cc9cb74b8ef701809101fc24a0053", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/outer/ff_mb_sync.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "41bbd4919f665acdf1a364c7b53dbbe51db6ac01", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/outer/reset_sync.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "84f3322da3821c756600cf5fe6392dd13e4763f9", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/outer/wb_compressor.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5dd8326f6a19006a7c9e1f5034d45934ac5f155d", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/outer/wb_cross_clk.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2a7531b21ffea535cdc5577ab964c94d08e9f856", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/interconnect/outer/wb_decomp.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8b4420e118f37aa36a6566e3a3eb5dc008ebe285", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/rtl/top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ef9340a6a599b30d036bc2597c5b86634d59cb24", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/bootloader.s" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b232d677b3d457522f00aa2fe11e6ab9fedd0af4", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/irq_ctrl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fe2c518cc941c54a125b3ed512479007fc89c8f2", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/sdram.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4a3d107c48c9d7902ded2a2f56c1293cb9b8be5b", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/serialout.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4dea827fcc2202a0265748da082cc7e376d45700", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/soc.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b55521fd48638f72f2c94ed79cc28576cba073cc", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/soc_rom.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a3adc37dbe71610223c3d8fb9b1fc4b342c95ff4", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/spi.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5da2b6886c322c2b8b480c1527c538caa367d217", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/timer.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9cc276210ee2e9268f5fc9e9196312e8e3e779df", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/soc/uart.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4a3fe4d9ebf8d92ef2f35fa0dfed07ba0c8f14b6", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/arch/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "79a54d9328f3db02fee3d11f9014b13636851486", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/arch/aarith.s" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8dac934751aef16376e1f5b83aa9c794e4a69a7b", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/arch/arch.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "769d14a3c537573135f52decf3c374080a6620c5", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/arch/fncall.s" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "031b6dac72c8c36a44bf0d64be401507df2896dc", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/arch/sreg0.s" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dc357631a2b09e4ea5397e10fa39768e2d890a90", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/tb_core.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/tb_decode.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "723e27442d593835dac7a6ca27cc966d4efa7d3e", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/tb_fetch.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "17f7b4cd0cca5bd3ef221481261374fa117ac431", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/tb_icache.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "cbf7d9814253c7d3115a174faea0febf8eda759f", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/tb_memwb.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2520e2fdf59b703828499f3696e5986b1caa4339", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/tb_upper_core.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "07ae3950b46839b360b1070bf3d579bdd9b24724", "new_mode": 33261, "new_path": "verilog/rtl/ppcpu/test/upasm/run" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "841e5996fea9ea849ac53fa787a3d009580c92cc", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/upasm/test_stdmem.s" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1ed1368fee4d9051dff30a30ee424512f0d86296", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/upasm/test_sys_and_pg.s" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b8d7809ab990ce777019a19ab01162ca7c1243d9", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/upasm/upcore_asm.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f42f79ac8858f89895d330b07d66c0b0295c0cfd", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/wishbone/tb_mb_downconverter.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c9c7b05947d915f9a1d10702732b98850c5f8aa1", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/wishbone/tb_wishbone_arbiter.cpp" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a7e5360548e009c37bc8446a45f08f72d6c0b696", "new_mode": 33188, "new_path": "verilog/rtl/ppcpu/test/wishbone/tb_wishbone_master.cpp" } ] }