)]}'
{
  "commit": "439d6b2cfb801b15d673476eb2ba392253a21c37",
  "tree": "8bd5212d16438c7c64b2fb721612cb19340c0ca6",
  "parents": [
    "891929a6bf7b547031b9b36bc487bdeeda961c3a"
  ],
  "author": {
    "name": "root",
    "email": "root@Janani_Aravind",
    "time": "Wed Dec 28 23:02:40 2022 -0500"
  },
  "committer": {
    "name": "root",
    "email": "root@Janani_Aravind",
    "time": "Wed Dec 28 23:02:40 2022 -0500"
  },
  "message": "\tdeleted:    verilog/rtl/1\n\tmodified:   verilog/rtl/user_project_wrapper.v\n",
  "tree_diff": [
    {
      "type": "delete",
      "old_id": "13ceea9fb98b3c77f21785383456dbe11bf4d9b8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/1",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "098eccda3a0f570676246e860075c839e927588f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "1450111317c801b527fd07ddfa292d58cb981190",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}