)]}'
{
  "commit": "5178fa03e6c57b9c613a0df576956070f240d270",
  "tree": "5068355f05aad1c1fcc3d7b7c4556e42b42ad0e3",
  "parents": [
    "860f712118e681e3d0672591ff36bd88bdc729ae"
  ],
  "author": {
    "name": "andylithia",
    "email": "thelithcore@gmail.com",
    "time": "Sun Jan 01 02:11:58 2023 -0500"
  },
  "committer": {
    "name": "andylithia",
    "email": "thelithcore@gmail.com",
    "time": "Sun Jan 01 02:11:58 2023 -0500"
  },
  "message": "DRC fix, passes pre-check\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e5e5b6daf69aecd6def6e791923fa08f75384315",
      "old_mode": 33188,
      "old_path": "gds/user_analog_project_wrapper.gds",
      "new_id": "994fc991122c6d23e576b95b3ca647f70192fa59",
      "new_mode": 33188,
      "new_path": "gds/user_analog_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "c3851a38c39397863c74709a8dcd36576f8131dc",
      "old_mode": 33188,
      "old_path": "netgen/user_analog_project_wrapper.spice",
      "new_id": "ad7abd930c32bea2fc38b41368ca5fdc66361121",
      "new_mode": 33188,
      "new_path": "netgen/user_analog_project_wrapper.spice"
    },
    {
      "type": "modify",
      "old_id": "fa3d9588dcd248843da1a38e2085649fc1a8ecaa",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_defines.v",
      "new_id": "6b0b49c047da9043c81a1049f32c3c46c3d4261e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_defines.v"
    }
  ]
}