)]}' { "commit": "ed072745c6e1fa9d5dd3cc6ae5d5a1877395b122", "tree": "0e264ac69ccbf5aa376903e512881e4ac7b53e0d", "parents": [ "b5b29edf150966ff810d42da6e4a4738cf1b2387" ], "author": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Tue Dec 20 08:57:03 2022 +0530" }, "committer": { "name": "dineshannayya", "email": "dinesh.annayya@gmail.com", "time": "Tue Dec 20 08:57:03 2022 +0530" }, "message": "design clean-up\n", "tree_diff": [ { "type": "modify", "old_id": "35078b99ae437e6bf9ed105029dd19230c6af4e6", "old_mode": 33188, "old_path": "README.md", "new_id": "3da7c250159529f43f92377b1f3c7d34dadbe09f", "new_mode": 33188, "new_path": "README.md" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dcd41964b11810c7d9c15fd059a1092261b8afd4", "new_mode": 33188, "new_path": "verilog/dv/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9224b8a0fe1909861784665766b4cc9e7c1664ae", "new_mode": 33188, "new_path": "verilog/dv/user_mbist_test1/Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e6c5e537a1d606ac0bd5155655819fc0a92bf74c", "new_mode": 33188, "new_path": "verilog/dv/user_mbist_test1/user_mbist_test1_tb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1ddeecc8b4c681f021fecb2a9d1fb0f03eecb91b", "new_mode": 33188, "new_path": "verilog/includes/includes.gl.caravel_user_project" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a047636bb203e9dbf32875f65a082a4221145239", "new_mode": 33188, "new_path": "verilog/includes/includes.gl.lib" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2f21e4922b7a4d94ebae701ca7bfc4905b8737d1", "new_mode": 33188, "new_path": "verilog/includes/includes.rtl.caravel_user_project" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391", "new_mode": 33188, "new_path": "verilog/includes/includes.rtl.lib" }, { "type": "delete", "old_id": "c57d82cb05e93148520b999dd2a39b6919b148f9", "old_mode": 33188, "old_path": "verilog/rtl/digital_core.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "6ce06a126e6112c50f91f8e9da3c722c7db185ab", "old_mode": 33188, "old_path": "verilog/rtl/glbl/src/glbl_cfg.sv", "new_id": "7ac4a7cbdbc5193481dd65afc83aba3886a86ea2", "new_mode": 33188, "new_path": "verilog/rtl/glbl/src/glbl_cfg.sv" }, { "type": "modify", "old_id": "fd59cfa807a81bf079cc44595de8dc917f3d0210", "old_mode": 33261, "old_path": "verilog/rtl/lib/async_fifo.sv", "new_id": "239db2f7564414591725b7468459946bb33a7316", "new_mode": 33261, "new_path": "verilog/rtl/lib/async_fifo.sv" }, { "type": "modify", "old_id": "8e3b0de4b85b3067e4658287bc90afc68870ccba", "old_mode": 33188, "old_path": "verilog/rtl/lib/ctech_cells.sv", "new_id": "a9c669359e7978615b929e2e4ddfb861cee337f3", "new_mode": 33188, "new_path": "verilog/rtl/lib/ctech_cells.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "317f9e63af7bc567f75350852b0a8c8bdb6c25e2", "new_mode": 33188, "new_path": "verilog/rtl/lib/ser_rd_inf_64b.sv" }, { "type": "modify", "old_id": "0ad8bbf89adfb253dc29f820ae50c245c6d2dcce", "old_mode": 33188, "old_path": "verilog/rtl/lib/wb_arb.sv", "new_id": "8f7b4ba4ccc558b67abfe6c385cc0773658c7a9f", "new_mode": 33188, "new_path": "verilog/rtl/lib/wb_arb.sv" }, { "type": "modify", "old_id": "8f54f0f50abb91102dc702c5f57a0e00dcbe8e09", "old_mode": 33188, "old_path": "verilog/rtl/lib/wb_stagging.sv", "new_id": "77e26f44ecfdd6e5b6c8c232c772b718314ef223", "new_mode": 33188, "new_path": "verilog/rtl/lib/wb_stagging.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d466634a619221a8bbefad14aca42caf88ab7c85", "new_mode": 33188, "new_path": "verilog/rtl/mac_wrapper/src/mac_wrapper.sv" }, { "type": "modify", "old_id": "b631626df611c375d6ce02cee29c39b6b77c40e8", "old_mode": 33188, "old_path": "verilog/rtl/mbist/src/core/mbist_mem_wrapper.sv", "new_id": "8f316710a33849b6aa34caf1f4ce4ff6437dd440", "new_mode": 33188, "new_path": "verilog/rtl/mbist/src/core/mbist_mem_wrapper.sv" }, { "type": "modify", "old_id": "c3064f8eba9da415ac0c4f00c986e7c16286655b", "old_mode": 33261, "old_path": "verilog/rtl/mbist/src/core/mbist_mux.sv", "new_id": "77ee05282bf54bfd5d7bb3418dc8d770a07164ac", "new_mode": 33261, "new_path": "verilog/rtl/mbist/src/core/mbist_mux.sv" }, { "type": "modify", "old_id": "a995b8e35b6f4edfe491ce010d5cb9b065832eec", "old_mode": 33188, "old_path": "verilog/rtl/mbist/src/core/mbist_op_sel.sv", "new_id": "e1603462be737d959bc365f602d469055fe1cf21", "new_mode": 33188, "new_path": "verilog/rtl/mbist/src/core/mbist_op_sel.sv" }, { "type": "modify", "old_id": "dbeddcd2d7979ea434547c992797676fbbc23fb5", "old_mode": 33188, "old_path": "verilog/rtl/mbist/src/core/mbist_repair_addr.sv", "new_id": "71ee7acb6d9262d1abfb9606a89037a16fb184d6", "new_mode": 33188, "new_path": "verilog/rtl/mbist/src/core/mbist_repair_addr.sv" }, { "type": "modify", "old_id": "806ce133e7a0ff3a72027447ac5aceb23ab5c70f", "old_mode": 33188, "old_path": "verilog/rtl/mbist/src/top/mbist_top.sv", "new_id": "6d02f3d3886b459b359f7fad5df8a56557156f7a", "new_mode": 33188, "new_path": "verilog/rtl/mbist/src/top/mbist_top.sv" }, { "type": "modify", "old_id": "ef989dd193cd9ad18543f80014a555fb52a5e12b", "old_mode": 33188, "old_path": "verilog/rtl/mbist_wrapper/src/mbist_wb.sv", "new_id": "8628ea6aa187d3c6a72ce7ae4562506b390cddfb", "new_mode": 33188, "new_path": "verilog/rtl/mbist_wrapper/src/mbist_wb.sv" }, { "type": "modify", "old_id": "07c5ce3ab1a00075934f5d2d072f6cca5153a76c", "old_mode": 33188, "old_path": "verilog/rtl/mbist_wrapper/src/mbist_wrapper.sv", "new_id": "893f9ddc008a6295fc21dfc65a64b9a0a956a970", "new_mode": 33188, "new_path": "verilog/rtl/mbist_wrapper/src/mbist_wrapper.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f4bae5939c16169ceb2b4c36411340a66d0624fe", "new_mode": 33188, "new_path": "verilog/rtl/pinmux/src/pinmux_top.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "289a770ca28b8bb2e1378a85337a03b7bff26aed", "new_mode": 33188, "new_path": "verilog/rtl/sram_macros/sky130_sram_2kbyte_1rw1r_32x512_8.v" }, { "type": "modify", "old_id": "62c35bf7ff3feb0aaba1e3785931891ca3f80a0b", "old_mode": 33188, "old_path": "verilog/rtl/user_project_wrapper.v", "new_id": "50ce3b6eb66dc3b82cbdf6e0e669f1e8db47457a", "new_mode": 33188, "new_path": "verilog/rtl/user_project_wrapper.v" }, { "type": "modify", "old_id": "0868a1164988bf00bcfa1158438b7d1e2627812f", "old_mode": 33188, "old_path": "verilog/rtl/user_reg_map.v", "new_id": "03b1efc0360f39720e8dc74126f9e94b5e6c6551", "new_mode": 33188, "new_path": "verilog/rtl/user_reg_map.v" }, { "type": "modify", "old_id": "b9a874944f3e6171fc35950e159d56604e2fd516", "old_mode": 33188, "old_path": "verilog/rtl/wb_host/src/wb_host.sv", "new_id": "23591a931c6263a3ce3b11165f6cc94505ed4cc7", "new_mode": 33188, "new_path": "verilog/rtl/wb_host/src/wb_host.sv" }, { "type": "modify", "old_id": "18fc86d2f0c66ad2997eb513c71d7c8e00a8fbca", "old_mode": 33188, "old_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv", "new_id": "9279cc6072ef5d17eaf1f7417e67600abb993f38", "new_mode": 33188, "new_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6b23e8871b857d23799d6de556e759f6566bbecb", "new_mode": 33188, "new_path": "verilog/rtl/wb_interconnect/src/wb_slave_port.sv" } ] }