)]}'
{
  "commit": "a78db4cdde182d6248c64cf26eb485cce67725fd",
  "tree": "8968b61e4953c64aa78f701683c78bae2d8d0bd7",
  "parents": [
    "fe0d47cab1c49896a718780d1e1e7a5e8f7fcce5"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Jan 01 22:27:23 2023 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Jan 01 22:27:23 2023 +0530"
  },
  "message": "sspi slave integrated + uart Master with Auto Baud Detect\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9d7632daf20fa2533fd242d91efe272c4052cb34",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "6fdb1e85df85511dcfb4899d5d9714a0d98024a8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}